This paper is an extension of the author's recent research in which only buck converters were analyzed. Similar analysis can be equally applied to other types of converters. In this paper, a unified model is proposed for buck, boost, and buck-boost converters under peak or average current mode control to predict the occurrence of subharmonic oscillation. Based on the unified model, the associated stability conditions are derived in closed forms. The same stability condition can be applied to buck, boost, and buck-boost converters. Based on the closed-form conditions, the effects of various converter parameters including the compensator poles and zeros on the stability can be clearly seen, and these parameters can be consolidated into a few ones. High-order compensators such as type-II and PI compensators are considered. Some new plots are also proposed for design purpose to avoid the instability. The instability is found to be associated with large crossover frequency. A conservative stability condition, agreed with the past research, is derived. The effect of the voltage loop ripple on the instability is also analyzed.
II
Introduction 4 Table I or [4] for the case number)
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K c compensator gain ω p compensator pole ω z compensator zero ω r = 1/R c C ESR zero ω q = ω r (1 + C/C 3 ) a pole contributed by adding C 3 in parallel with C p = ω p /ω s normalized (by ω s ) compensator pole z = ω z /ω s normalized compensator zero
gain of the current feedback loop for the type-II compensator case K = Kz gain of the current feedback loop for the PI compensator case K max maximum allowable K to avoid subharmonic oscillation (i.e., need K < K max )
K max maximum allowable K to avoid subharmonic oscillation (i.e., need K < K max )
gain of the voltage feedback loop for the type-II compensator case
a function used as a building block of most typical stability conditions
an F-transform to convert a loop gain T (s) to a stability condition, F(T (s)) < 1
an S-plot to show the required stabilizing ramp slope (stability requires S < m a )
an L-plot which is an F-transform of a loop gain (stability requires L = S/m a < 1)
the part of the S-plot (S = m i + m v ) contributed by the current loop [2] . The instability is common in peak CMC (PCMC), but rarely reported in average CMC (ACMC) [3] .
Consider the following four closely related nonlinear systems:
S 1 : a square wave generator (SWG) with a linear feedback; S 2 : a buck converter;
S 3 : a triangular wave generator (TWG) with a linear feedback; and S 4 : any CMC converter.
The systems S 2 , S 3 and S 4 can be converted (denoted by "→") to S 1 as shown below (see also Fig. 1 ):
In the buck converter, the voltage v d across the diode (or the second switch) is a square wave, then S 2 → S 1 [4] , [5] .
A TWG is equivalent to an SWG plus an integrator, and an integrator plus a linear feedback is still a linear feedback, then S 3 → S 1 .
In CMC, the inductor current i L is a triangular wave (like an output of TWG), then S 4 → S 3 → S 1 , which makes a unified CMC model possible.
Although harmonic balance analysis (HBA) [4] - [6] has been applied to buck converters (S 2 or S 1 ) to obtain the FSI conditions, and experimentally verified in [7] , its application to any CMC converter has not been reported. Based on the FSI conditions for S 1 , this paper derives the general FSI conditions for S 3 and S 4 . As shown in Fig. 2 , all of the results are independently verified by time-domain simulations and sampled-data analysis (SDA) [8] , a known accurate analysis for DC-DC converters. FSI occurs when a sampled-data (discrete-time) pole crosses -1. The results are also compared with state-space average analysis (SSAA) which is less accurate.
S1
: SWG linear feedback analyzed in [4] S2: buck converter v d ≈ SWG analyzed in [5, 6] experimentally verified in [7] S3: SWG linear feedback integrator TWG analyzed in this paper S4: any CMC converter iL ≈ TWG; vL ≈ SWG analyzed in this paper Figure 1 . The systems S2, S3 and S4 can be converted to S1 for further analysis. This paper focuses on the FSI conditions and tries to answer the following questions:
1) The buck and boost converters have different dynamics. For example, the boost converter has a right half plane zero [9] . Do these two converters with CMC essentially have the same dynamics?
2) In the past research [10] on PCMC, a sampling effect is included in order to predict FSI, which requires increasing the system dimension. However, its application to ACMC has been questioned [11] , [12] . Also, the ramp in PCMC is used for stabilization, whereas the ramp in ACMC is used for PWM modulation. Does a unified CMC model, applicable to both PCMC and ACMC, exist without increasing the system dimension?
3) Is the unified CMC model also applicable to buck, boost, and buck-boost converters?
4) A converter has many parameters. Each parameter has a different effect. Can these parameters be consolidated into a few parameters to predict FSI? Is there a single plot which predicts FSI?
The answers to these questions will be shown to be affirmative.
For PCMC with open voltage loop, the FSI conditions have been well reported. For ACMC [3] , [11] - [20] , however, no accurate general closed-form FSI conditions have been reported. Also, the effects of the compensator poles and zeros on the stability have also not been reported. In this paper, the closed-form FSI conditions are derived, and the effects of many converter parameters can be clearly seen.
The remainder of the paper is organized as follows. The FSI conditions based on harmonic balance analysis [4] are reviewed in Section III. A unified CMC model is proposed in Section IV. It is then applied to various PCMC and ACMC schemes in Section V. [4] are briefly reviewed. Consider a unity-gain SWG with a linear feedback. Denote the switching period as T and the switching frequency as f s = 1/T , and let ω s = 2πf s . Let the linear feedback transfer function be T (s). Let ω p be the pole and ω z be the zero, Table I STABILITY CONDITION FOR TYPICAL LOOP GAINS T (s) [4] .
For other typical loop gains [4] , see Table I . Based on partial fraction decomposition of T (s), most FSI conditions are related with α(D, p), which is a building block of other FSI conditions [4] . It is also the reason why a special form of α(D, p) is defined as above. 
IV. UNIFIED PCMC/ACMC MODEL
The inductor current i L is a triangular wave, and and the voltage across the inductor v L (t) = Ldi L /dt is a square wave. Therefore, a CMC converter can be represented by a unified model shown in Fig. 4 . Let the square wave v L (t) have a high value v h , a low value v l , and an amplitude v a = v h −v l , as shown in Fig. 5 for different converters. Take the boost converter, for example. When the switch is on, Figure 3 . A CMC boost converter with a current-loop compensator Gc(s) and a voltage-loop compensator Gv(s).
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Square-wave generator (SWG): |i L | by m 1 and m 2 when the (first) switch is on and off, respectively. Then
V. APPLICATIONS TO PCMC AND ACMC In Fig. 4 , the SWG contributes a gain v a /V m , then the (current) loop gain
Different CMC schemes have different G c (s), T (s) and stability conditions (summarized in Table II ), which will be verified by time-domain simulations (summarized in Table III) . 
Note: va = vs for buck converters and va = vs/(1 − D) for boost or buck-boost converters. Table III STABLE/UNSTABLE BOOST CONVERTERS IN EXAMPLES 1-3. In PCMC,
Let S be an S-plot [4] to show the required stabilizing ramp slope. For S < m a , the converter is stable. From Table I , the stability condition is
where v a = v s for buck converters and v a = v s /(1 − D) for boost or buck-boost converters, agreed with [21] .
B. ACMC with Type-II Compensator: Case
, which has an additional offset v c but does not affect the loop gain. Let the type-II phase-lead compensator (with ω z < ω p ) be
where K c is a gain. Generally,
1) Based on SSAA: Converter is expected to be stable: Let ω c be the crossover frequency. Setting
A large K leads to a large ω c . From (4), the phase margin (PM) is 90
function of K and p, independent of D. For K = 100, 2, 1.3, and 0.4, the plots of PM in the (D, p) space are shown in Fig. 6 , and the converter is expected to be always stable. As K decreases, ω c decreases and PM increases.
2) Based on HBA: FSI may occur even with PM > 0: From (4), T (s) belongs to case C 5 in Table I , and the stability condition to avoid FSI is
which can be expressed in terms of the required ramp slope m a , as shown in Table II . FSI may occur if (7) is not met. For the same K as in Fig. 6 , the stable regions according to (7) are shown in Fig. 7 . As K decreases, the stability region enlarges, but there still exist instability regions. From [5] , no subharmonic oscillation occurs if K < 1/π, which is a conservative condition and it is approximately equivalent to ω c < ω s /π according to (6) . A large ω c leads to FSI. However, such a condition ω c < ω s /π may be too conservative. The converter can be designed according to the limit (7) with larger ω c for higher performance without losing stability.
Note that PM in Fig. 6 is independent of D, whereas the stability in Fig. 7 depends on D. Comparing (Fig. 8 ) although its average model has PM = 60 • (Fig. 9) . The linear average model is too simple to predict the FSI of the nonlinear converter. Independent sampled-data analysis also shows an unstable pole at -1.02, and three stable poles at 0, 0.88, and 0.91, thus verifying the instability. As reported in [5] , the ACMC buck converter may have an unstable window of p. The next example
shows that the boost converter also has the same unstable window. First, let p = 0.17. The converter is stable (Fig. 11) .
Second, let p = 0.18. The converter is unstable (Fig. 12 ) although its average model has PM = 18 • (Fig. 13) . Independent sampled-data analysis shows an unstable pole at -1.07, and three stable poles at 0.35, 0.88, and 0.91.
Third, let p = 0.515. The converter is unstable (Fig. 14) although its average model has PM = 33 • (Fig. 15) . Independent sampled-data analysis shows an unstable pole at -1.002, and three stable poles at -0.05, 0.88, and 0.91.
Fourth, let p = 0.52. The converter is stable again (Fig. 16) . The boost converter indeed has an unstable window of p ∈ [0.18, 0.515], same as the buck converter in [5] .
Note that K = v a R s K c /V m ω z Lω s , and one can see the effect of each parameter on the stability. The condition (7) can be expressed in terms of the required ramp slope m a , as shown in Table II : The condition (7) can be also expressed in terms of K:
if K max (D, p) is positive. If K max (D, p) is negative, the converter is always stable (because the inequality sign in (9) is reversed and the condition (9) is always met).
For the boost converter, v a = v o which is fixed (if regulated), and (9) becomes In [11, Eq. 14], a conservative condition was proposed:
where the effect of p was neglected. The plots of (11) 
In [11, Eq. 13], a conservative condition was proposed:
The plots of (13) In the above analysis, ω z ≪ ω s is assumed. If that is not the case, the loop gain (3) belongs to case C 9 . Based on Table I , the (general) stability condition is
C. ACMC with PI Compensator: Case C 7 or C 2
Let the PI compensator be
Although the PI compensator is a special case of the type-II compensator by setting ω p → ∞ in (2),
here ω z ≪ ω s is not assumed as in Sec. V-B and a separate discussion on the effect of ω z is needed. 
1) Based on SSAA:
Converter is expected to be stable: Setting |T (jω c )| = 1 in (16) leads to
However, FSI may still occur as discussed next.
2) Based on HBA: FSI may occur even with PM ≈ 90 • : From (16), T (s) belongs to case C 7 in Table I , and the stability condition is
Express (18) in terms of the required ramp slope m a , as shown in Table II :
For T ω z ≪ 1 (generally true), the stability condition (19) becomes For K = 0.2, 0.05, 0.02, and 0.002, the stable regions are shown in Fig. 19 . For K < 0.002, the whole region in Fig. 19 is almost stable. However, FSI still occurs for D > 0.5 if z is too small. From Fig. 19 , the stability is z dependent, even for small z < 0.1. Here, z = 0.018, D = 0.6 and K = 0.0232. The converter is unstable (Fig. 20 ) although its average model has PM = 89 • (Fig. 21) . Independent sampled-data analysis shows an unstable pole at -1.02, and three stable poles at 0, 0.88, and 0.91.
Next, let v s = 5.88 V and v c = 0.547 V. Now, D = 0.58. The converter is stable (Fig. 22) . In The condition (18) can be also expressed in terms of K:
For the boost converter, v a = v o , and (21) becomes In Fig. 23 , given any value of z, K max (D, z) has a minimum at D = 1. Then, a conservative (valid for any D) stability condition is
As discussed above, ω c ≈ ω s K/z for z 2 ≪ K. Then, (23) is equivalent to ω c < ω s /π. This agrees with the tradition wisdom not to set a large ω c to avoid FSI [5] . In Examples 1-3, FSI occurs with ω c > ω s /π. 
VI. THE EFFECT OF THE VOLTAGE FEEDBACK LOOP RIPPLE
In the above analysis, v c is assumed constant. In this section, the effect of v c ripple generated from the voltage feedback loop is analyzed. Consider the PCMC buck converter, for example. Similar analysis can be applied to the ACMC case. 
Square-wave generator (SWG):
Set vL = Lm1 at t = nT
Gv(s) Universal stability condition: 
Note: p = ωp/ωs, z = ωz/ωs, r = ωr/ωs = 1/RcCωs, ρ = R/(R + Rc), and Kv = ρvsKc/T LCωz
For the buck converter,
Based on Fig. 4 and as shown in Fig. 24 , the PCMC buck converter can be modeled as an SWG plus G(s), where
The loop gain is Table IV .
From Table I , the stability condition is
or expressed in terms of the ramp slope
where, compared with (1), the (universal) stability condition (29) has an additional term The stability condition (28) can be also expressed in terms of k p ,
Example 4. (Accurate prediction of critical gain k * p .) Consider a PCMC buck converter with the voltage loop closed from Example 4 of [1] . Simulation and independent sampled-data analysis show that FSI occurs at k * p = 237 (see Fig. 7 of [1] ), which can be predicted by (31) exactly. In contrary, with k p = 237, the Ridley average model [10] shows that the converter is stable with an infinite gain margin and PM = 36.5
Let the voltage feedback be v c = G v (s)(v r − v o ) + v r , which has an additional offset v r but it does not affect the loop gain. From (26), the loop gain is
Generally ω z ≪ ω s . Let K v = ρv s K c /T LCω z . From Table I , the stability condition is also (29), where
The PI compensator is a special case of the type-II compensator by setting ω p → ∞. Let the control voltage at the output of the voltage-loop compensator be
Generally ω z ≪ ω s . From Table I , the stability condition is also (29), where
Note that (35) is for the PI compensator whereas (30) is for the proportional compensator. However, they are the same by setting k p = K c /ω z . The proportional compensator, though simple, can be used to predict FSI if a more complicated PI compensator is used.
VII. CONCLUSION AND CONTRIBUTIONS
Based on [4] , [5] , a unified CMC model (Fig. 4 ) is proposed to predict FSI for different converters under PCMC or ACMC. Such a unified CMC model exists because any CMC converter is essentially a TWG with a linear feedback. Closed-form stability conditions are derived (see Table II ) and verified by time-domain simulations (see Table III ). The obtained results are consistent with (but broader than) the past research such as [3] , [11] . The instability is found to be associated with large crossover frequency.
A conservative condition to avoid FSI is ω c < ω s /π. The proposed model can be applied to converters with high-order compensators, such as type-II and PI compensators, for example.
The questions asked in the Introduction are answered:
1) FSI occurs in both the buck and the boost converters with the same parameters if they have the same v a , as shown in Example 2.
2) The unified model can be applied to both PCMC and ACMC.
3) The same FSI condition expressed in terms of v a , as shown in Table II (Fig. 6 ), whereas the actual stability is D dependent (Fig. 7) .
To the author's knowledge, the following contributions have not been reported:
1) The unified CMC model of Fig. 4 , applicable to PCMC or ACMC buck, boost, and buck-boost converters.
2) The unified stability conditions in Table II. 3) The plots of Figs. 6, 7, 17-19, and 23, which are universal for any CMC converter, and they are not just for specific examples.
4) Using the plot of K max (D, p) as a design tool to avoid FSI.
5) The effects of different parameters on the stability, such as K, the compensator pole ω p and zero ω z , as shown in Figs. 7 and 19.
6) The conservative stability condition ω c < ω s /π for the CMC converter with a PI compensator (whereas the same condition for the CMC converter with the type-II compensator was reported in [5] ).
7) The effect of the voltage loop ripple on FSI (see Table IV ).
Although this paper focuses on CMC, the proposed analysis can be applied to other schemes (such as VMC and constant on-time control). As reported in [5] , ACMC with type-II and PI compensators belong respectively to the cases C 5 and C 7 . The derived FSI conditions are also applicable to these cases.
For example, a buck converter with V 2 control belongs to the case C 7 with K = v s /V m LCω 2 s and ω z = 1/R c C, and the stability condition is exactly (18) . Also, a buck converter with a type-II, type-III, or phase-lead compensator belongs to the case C 5 , and the stability condition is exactly (7) .
